High Speed and Low Leakage Power Voltage Level Shifter using Regulated Cross-Coupled Network

Mohan Rao Thokala

doi:10.35877/454RI.asci1649

Mohan Rao Thokala Department of Electronics and Communication Engineering, National Institute of Technology Calicut, Kerala State, India (IN)

https://doi.org/10.35877/454RI.asci1649

Keywords: Level Shifter, Split-Inverter, RCC Network, Threshold Level, Leakage Power, Short-Circuit Power

Viewed = 0 time(s)

Abstract

This concise presents a power efficient level shifter using regulated cross-coupled network with split inverter. With the use of regulated cross-coupled network, power dissipation of the pull-up region drastically decreases. Level shifters convert the voltage levels which are below the threshold voltage to the acceptable voltage levels by decreasing the transistor size. A Split inverter is used at the output to decrease the short circuit current. Modified Split inverter along with the load capacitor at the output is used to increase the speed and to decrease the power consumption. This LS can save 31% power compared to other techniques. The proposed level shifter works effectively at high speed and consumes less power. For simulation, LT spice tool of 50 nm technology and 90 nm technology is used.

Downloads

Download data is not yet available.

References

K. Usami, M. Igarashi. Minami, T. Ishikawa, M. Ichida et al., “Automated Low-Power Technique exploiting multiple supply voltages applied to a media processor”, IEEE j. Solid State Circuits, vol.33pp.463-472,1998.

M. Alioto, “Ultra -Low Power VLSI circuit design demystified and explained: A tutorial,” IEEE Trans. Circuits Syst I: Reg Papers, vol.59, pp.3-29,2012.

E. Maghsoudloo, M. Rezaei, M. Sawan, and B. Gosselin, “A High Speed and ultra-low power sub threshold signal level shifter”, IEEE Trans. Circuits Syst I: Reg Papers, vo.64, pp.1164-1172,2017.

S. R. Hosseini, M. Saberi, and R. Lotfi, “A High Speed and Power Efficient Voltage Level Shifter for Dual-Supply Applications”, IEEE Trans. Very Large-Scale Integer. (VLSI) Syst I, vol.25, pp.1154-1158,2017.

S.C. Luo, C.J. Huang and Y. H. Chu, “A wide-range level shifter using a modified Wilson current mirror hybrid buffer”,IEEE Trans. Circuits, Syst I:Reg Papers,vol.61,pp.1656-1665,2014.

L. Wen, X. Cheng, S. Tian, H. Wen and X. Zeng, “Sub threshold level shifter with self-controlled current limiter by detecting output error”, IEEE Trans. Circuits Syst II: Exp. Briefs, vol.63, pp.346-350,2016.

M. Lanuzza, F. Crupi, S. Rao, R. De Rose, S. Strangio and G. Iannaccone, “An ultra-low voltage energy efficient level shifter “, IEEE Trans. Circuits Syst II, Exp, Briefs, vol.64, pp.61-65,2017.

M. Lanuzza, P. Corsonello and S.Perri, “Low-power level shifter for multi-supply voltage designs,” IEEE Trans. Circuits SystII, Exp.Briefs, vol.59,922-926,2012.

C. R. Huang and L.Y. Chiou, “A limited contention cross-coupled level shifter for energy efficient sub-threshold to super-threshold voltage conversion, “in SoC Design Conference (ISOCC),2014 International,2014, pp.142-143.

R. Lorenzo and S. Chaudary, “LCNT-an approach to minimize leakage power in CMOS integrated circuits. Microsystem Technologies,” vol.23, no.9, pp.4245-4253,2017.

A. Abdollahi, F. Fallah, and M. Pedram,” Leakage current reduction in CMOS VLSI circuits by input control,” IEEE Transactions on Very Large-Scale Integration (VLSI)Systems, vol.12, pp.140-154, Feb2004.

N. Hanchate, and N. Ranganathan, “LECTOR: A technique for leakage reduction in CMOS circuits,” IEEE Transactions on very large-scale integration (VLSI) Systems, vol.12, pp.196-205, Feb 2004.